Featured Stories

RSS

When measuring low impedance with the two-port shunt-through configuration, we potentially create an error due to the resistance of cable braids.  This error can be reduced or eliminated by using appropriate preamplifiers. There are professional preamplifiers on the market that do a great job reducing the cable braid error.  If you want to experiment with your own circuit, this article will help you

The paper discusses the development of GDDR6 as a lower-risk and more cost-effective solution as compared to other high-bandwidth memory solutions.

In exploring options to demonstrate ringing from reflections in transmission lines, Professor Eric Bogatin gets a greater understanding of debouncing circuits. Read on to see where his investigations led him.

As rated by reader views, here are the Top 10 Articles on Signal Integrity Journal for 2018. Thank you for your readership in 2018, and we look forward to bringing you many more great technical features in 2019!

Ken Willis provides some background on the IBIS AMI standard and looks ahead to what’s next.

Eric Bogatin explores just how much better the sine wave is from a more expensive function generator compared to the lower cost units. He asks the question: Just how much bang do you get for your buck? Read on to see how he does it.

If you are working on chip and package design, ground bounce is an important concern.  SIJ Technical Editor Eric Bogatin and his University of Colorado students share the results of a study in best design practices to minimize ground bounce noise.

This paper evaluates the performance of several choices of Reed-Solomon code and shows how a frame-interleaved RS(30,26) code can achieve 1e-15 bit-error rate (BER) in the presence of burst errors. See the authors conclude that, as data rates go higher, current 128b/130b encoding is not a good option as the two-bit 01/10 overhead suffers due to its Nyquist pattern property.

This paper reviews four levels of VRM models that VRM designers, board level interconnect designers, semiconductor designers, and product managers often use to explore design tradeoffs throughout the PDN system. The choice of which one to use involves considering engineers’ levels of expertise and what problems they expect to analyze. Some tradeoffs and relative merits of the models are described.