Featured Stories

852a13bc-cedc-450e-9254-ef23754cfc8a.jpg

Zero Cost SerDes System Channel Simulation

In this paper, John Baprawski gives an overview of modeling SerDes systems in a channel simulator, introduces the zero-cost tools available at SerDesDesign.com, and gives an example of simulating a SerDes system with Tx and Rx IBIS-AMI models – all to bring the SI engineer a low cost path for modeling and simulating SerDes systems.


Read More
f1  2631.jpg

Improved Methodology to Accurately Perform System Level Power Integrity Analysis Including an ASIC die

Modern ASIC-based systems can no longer be designed by rules of thumb when it comes to power integrity. In this DesignCon 2022 paper, Ben Dannan et al explain a workflow using lumped-looped models to improve efficiency, while achieving accuracy, and reducing the overall risk to a given system PDN.  



Read More