Featured Stories

Breaking the Memory Wall Signal and Power Integrity Challenges of AI Scale-Up.png

Breaking the Memory Wall: Signal and Power Integrity Challenges of AI Scale-Up

The memory wall, once a niche topic for computer architects arguing over cache hierarchies, now shapes how AI data centers are physically built. As large language models move from training into round-the-clock inference, the industry is now pushing against the limits of physics. The problem is how to move enough bytes between memory and logic, and between accelerators, within the loss, noise, power and thermal budgets of copper, optics and power delivery networks.


Read More
Power Integrity Correlation.png

Power Integrity Correlation of Ultra-Low-Impedance Via-Field Measurements

Ultra-low-impedance power distribution network (PDN) structures are difficult to correlate because the impedance of the device under test (DUT) can be comparable to artifacts introduced by probe coupling, probe landing, reference-plane placement, and electromagnetic solver configuration settings. This article shows some possible full-wave 3D simulation workflows for the IEEE TC-EDMS Benchmark Problem V, a four-via test case on 1 mm pitch in which the vias are shorted together on the L2 plane.  


Read More