Signal Integrity

RSS

In the future, the complexity of circuit implementation will increase dramatically and modeling of high-speed SerDes systems will continue to be a huge challenge. Modeling equalization circuit characteristics has become extremely important to ensure the success of the final platform implementation and provide a strong signal integrity design guide. This paper reviews the common challenges of converting an existing detailed architectural model to an IBIS-AMI model and some of the ways to address these challenges. It also includes an illustration of the workflow to model Intel’s 56G PAM4 SerDes.

The principles underlying SI, PI, and EMC are not magic, and they are not about mysterious energy flows in the space between conductors. They are firmly rooted in the fundamental properties of electromagnetic fields, with a 160 year long rich history. Embrace it!

The Ig Noble Prizes are awarded every year for an individual or group who “did something that makes people laugh and then think.” In our time of increased stress what a perfect combination of activities for engineers to participate and experience: laughing and thinking.

Convergence in technology is not a new idea. The concept infers that disparate technologies evolve to a closer association or integration over time. Convergence occurs when any number of technologies, such as micro twinax cables, ASIC design, interconnects, advanced IC packaging, and others combine to offer a unique system-level solution. Many see convergence as required for 224 Gbps PAM4 system performance. 

In the high-speed connector design arena, there are two opposing ideas. For some people, if you simply put pieces of plastic and metal together, eventually you have a signal transmission. This process is very simple. On the other end of the spectrum, there is the idea that a solid connector design requires a deep understanding of electromagnetic theory, a wisdom only sorcerers and wizards possess.

Read on for a way to combine a BERT and an oscilloscope for actual-time error detection and characterization.

What are the test challenges brought on by PAM4? This article details what a BERT needs to do to meet the necessary signal analysis requirements.

SIJ technical editor, Eric Bogatin, has spent many hours lately watching online training and webinars. He’s launching a regular column to share the ones he thinks are particularly worth watching. Here are his first two picks.

When you need a specialized expert or an assistant for overflow engineering design or analysis work, it’s always a challenge finding a qualified consultant. I get asked for a recommendation for a consultant at least once a week. I tell them to check out the List of SI PI and EMI Consultants on the SI Journal web site, recently updated.

Many claim that for stripline, it is ok to cross a split power plane, so long as the other adjacent reference plane is solid. Some others claim if there is an adjacent solid reference plane, less than 5mils away under the split, crosstalk will be mitigated. Read on to see an investigation into what really happens when stripline signals cross split power planes.