Signal Integrity

Using ADS for SI

Using ADS for Signal Integrity Optimization


In the beginning there was transient simulation. Ensuring functional chip-to-chip links in a system meant performing a time-domain simulation with a SPICE simulator. The result was a time-domain waveform that was evaluated during post processing for signal integrity (SI). The main task was to measure the eye diagram, usually assuming a perfect clock as the phase reference. Due to rising signaling speeds and decreasing timing margins, the task was made more challenging when it became necessary to account for other effects.

Read More
Conductor Loss

How Interconnects Work: Modeling Conductor Loss and Dispersion

Models of transmission lines and transitions accurate over 5-6 frequency decades are required to simulate interconnects for serial data channels operating at 10-100 Gbps. Extremely broadband modeling of conductor properties for such high-speed channels is a challenging task. This paper explains physics of the conductor-related signal distortion effects in PCB and packaging interconnects. After reading this paper, you should be able to setup simple experiments in your EDA tool to figure out the limitations and will be sufficiently qualified to ask your EDA tool vendor questions about the accuracy of the conductor modeling effects.

Read More

Teledyne LeCroy Releases USB Type-C™ Compliance Suite

Teledyne LeCroy, a worldwide leader in serial data test solutions has announced the release of the USB Type-C™ Compliance Suite for the Voyager M310C SuperSpeed USB 3.1 protocol verification platform. Based on USB-IF's USB Type-C Functional Verification Specification, this automated test suite allows developers to verify the logical USB Type-C port operation and verify compliance to the verification specification for devices utilizing the USB Type-C interface.

Read More
Eye Diagram

Practical Method for Modeling Conductor Surface Roughness Using Close Packing of Equal Spheres

Presented at DesignCon 2015

In the GB/s regime, accurate modeling of conductor losses is a precursor to successful high-speed serial link designs. In this paper, a practical method for modeling conductor surface roughness is presented. Obtaining the roughness parameters solely from manufacturers’ data sheets, conductor loss can now be accurately predicted from first principles. By using a close packing of equal spheres model, the radius of the spheres and area of the multi-sphere tiled base are determined then applied to the Huray “snowball” model. A case study, based on Megtron-6 and N4000-13EP dielectric with HVLP and VLP copper foils respectively, validates the model’s accuracy.

Read More