Technical Articles

RSS

This paper presents two modeling methodologies for ADC-based SerDes that mitigate IBIS-AMI architectural misalignments, and a corresponding model correlation methodology.

In this article, Douglas Brooks and Johannes Adam illustrate how the thermal impacts of heated traces and pads are not limited to the board layer on which they exist; read on to see how they are reflected on every board layer above and below them.

In this paper, the signal integrity design challenges of 224Gbps-PAM4 networking system are analyzed, and the key enablement solutions are proposed to meet the end-to-end (E2E) loss budget of ≤ 40 dB.

In Donald Telian’s book he reveals his steps for successful serial links, called the “7 Steps to Successful Serial Links.” In this article, he discusses his most important steps: (one) minimize discontinuities, and (two) manage loss.  

This article shows the impact of using one of the first DDR4-3200 FPGA memory controllers, the Xilinx Versal, interfaced to a UDIMM to show a method for accurately correlating signal integrity simulations to measurement.

In this power-electronics article, we focus on noise measurement of 48 V range voltage regulators (VRs), up to a maximum of 65 V. We propose a noise measurement setup and examine this method.

In part one of this article, Bert Simonovich explained how air entrapment is the primary reason for Dkeff and phase delay discrepancies between simulation and DUT measurements. Read on to discover how to fix this issue.

Since the inception of IBIS, the IBIS Committee has been working to improve and accommodate limitations of the model. This article gives a synopsis of that history, along with detailing the latest version, IBIS 7.1.  

In this article, John Baprawski reviews various issues when using S-parameter files to represent the channel in a SerDes system channel simulator. Stepping through several detailed examples, he demonstrates how paying close attention to the quality of the S-parameters allows you to have confidence in the derived SerDes design eye diagrams and other analysis methods. 

In this overview of the principles of high-performance PCB layout, Joe Aguilar illustrates thermal design approaches, supplies a synopsis of the power delivery network (PDN), tells strategies for routing high currents with reduced impedance, and provides important considerations for designing effective decoupling capacitance.