Items Tagged with 'PDN'

ARTICLES

Dannan Sandler Article Cover 2-23-26.png

Mitigating Ground Loop Errors in High-Current PDN Measurements: Validating Measurement Accuracy Across Oscilloscope Platforms

As currents increase and voltage rails shrink, managing fluctuations becomes a critical challenge. While probe noise is a major factor, the common-mode noise induced by the ground loop between the high-current DUT and the oscilloscope is often the more dominant disruptor in high-current AI environments. This experiment proves that simply switching oscilloscope vendors will not solve the problem. Read on to learn why the solution lies in the probing chain.


Read More
Cover Feature 2025 Cover 12-19-25.png

How to Simulate Low Voltage, High Power 2000 Amps to a Dynamic Digital Load

EM simulators that are optimized for PCB PDN simulations provide an increased level of automation to enable the basics of DC IR Drop, electrothermal, and AC impedance for early detection of design issues. In this article, Heidi Barnes, Steve Sandler, and Benjamin Dannan examine why the ability to optimize a PDN for ZTarget with PCB parasitics in the frequency domain and then export to an end-to-end PI Digital Twin simulation for validation in the time domain should be standard practice for the PI engineer.


Read More
Ultrafast Impedance Measurement Cover 12-19-24.png

Ultrafast Impedance Measurement of Active Ultra-High Current PDNs

In this article, Steve Sandler presents three viable solutions for measuring ultra-low impedance with a maximum of 10 ms, each of which can be performed using sophisticated and novel FFT based 3-port measurement. These methods involve applying digitally modulated patterns to create modulated load currents up to 1500 A and recording the resulting power rail voltage perturbations. 


Read More
DesignCon Paper Summary Samtec 10-18-24.jpg

Impact of Finite Interconnect Impedance Including Spatial and Domain Comparison of PDN Characterization

DesignCon 2024 Best Paper Award Winner

Awarded the Best Paper Award at DesignCon 2024, this paper demonstrates that, for correlated data with PDN impedances in the sub-mΩ level, the impedance extracted from same-location top-bottom measurement can be significantly different from same-side adjacent via pair measurement, even if the physical separation is in the order of a mm



Read More
Who Put That Inductor in My Capacitor Cover 2024.jpg

Who Put That Inductor in My Capacitor?

This article covers the importance of proper calibration, measurement, and de-embedding to ensure that the final capacitor model is free of errors, allowing an accurate representation of the PDN used in simulation. While capacitor models may play a seemingly minor role in the overall system design, the impact of capacitor models can significantly impact the system design and, importantly, design sign-off.


Read More