Istvan Novak

Istvan Novak

Istvan is a Principle Signal and Power Integrity Engineer at Samtec, working on advanced signal and power integrity designs.  Prior to 2018 he was a Distinguished Engineer at SUN Microsystems, later Oracle.  He worked on new advanced power distribution design and validation methodologies. He was responsible for the power distribution and high-speed signal integrity designs of SUN's successful workgroup server families. He introduced the industry's first 25 um power-ground laminates for large rigid computer boards, and worked with component vendors to create a series of low-inductance and controlled-ESR bypass capacitors.  He also served as SUN's representative on the Copper Cable and Connector Workgroup of InfiniBand, and was engaged in the methodologies, designs and characterization of power-distribution networks from silicon to DC-DC converters. He is a Life Fellow of the IEEE with twenty five patents to his name, author of two books on power integrity, teaches signal and power integrity courses, and maintains an SI/PI website.

ARTICLES

figure15_thumb

Transient Load Tester for Time Domain PDN Validation

Power distribution networks (PDNs) delivering power to ICs in a system need to be thoroughly designed and analyzed in order to make sure any voltage fluctuation on the rail is within the tolerance of every IC connected to that rail.  As ICs on the rail draw power, they generate a voltage fluctuation on the rail.  The PDN must have the capacity to supply enough charge such that the resulting voltage drop is less than the maximum voltage drop each IC on the rail can tolerate.  If voltage fluctuations appear outside IC tolerance limits, a slew of problems can surface such as IC damage, failure, or reduced lifespan.


Read More
Flapping Switch

Current Sharing Measurements in Multi-Phase Switch Mode DC-DC Converters

This paper, presented at EDI CON USA 2017, demonstrates the use of a special probe tip utilized to convert a differential measurement of inductor voltage to a measurement of inductor current. It shows the connection and calibration considerations in the measurement of inductor current, including the digital signal processing algorithms required to compensate for the components in the power supply and the probe tip. It also explains current sharing measurements made in the time and frequency domain using a transient current generator.


Read More
F 3

How Much Capacitance Do We Really Get?

We have to use enough capacitors so that the PDN functions properly. At the same time, to keep cost and size in check, we want to avoid overdesign and not use capacitors unnecessarily. Read on for advice on how to find the balance.


Read More
Figure 7

Sources and Compensation of Skew in Single-Ended and Differential Interconnects

VNA measurements showed that the board-to-board skew distribution of realistic board topologies/routes can be broad, and the peak measured skew was quite significant. Post processing of TDR data suggested that long routes parallel to the board edge may be particularly susceptible to skew variation due to the glass weave.
Read More