We use cookies to provide you with a better experience. By continuing to browse the site you are agreeing to our use of cookies in accordance with our Cookie Policy.
Return current for a signal always finds a way to flow as close to the signal as possible, thus minimizing the magnetic energy stored in the loop defined by the signal and its return path. So, the return current path is the combination of conduction paths that together minimize the stored magnetic energy. Some elements of the return current path may be part of the design and other elements may be unintentional.
Nothing is worse than going to the EMC lab and failing an emission test. This is especially true when you figure out that an operating frequency of the device under test (DUT), that you designed is causing excessive emissions within a frequency band which has a low limit. Watch out for those operating frequencies. Here are some tips to avoid EMC emission test failures.
Renesas Electronics Corporation, announced low dropout (LDO) regulator targeting low-power FPGAs, DDR memory and other digital loads for spaceflight payload applications. The ISL70005SEH is the only point-of-load (POL) power solution that reduces size, weight, and power (SWaP) by integrating a synch buck and LDO in one monolithic IC.
In collaboration with MathWorks, SeriaLink Systems announces a behavioral model of a high-speed ADC-based multi-standard SerDes developed with MATLAB and Simulink, a block diagram environment for simulation and model-based design of multidomain and embedded engineering systems.
The more successful a gate driver is in reducing power-up and power-down times, the bigger the headache for accurate measurements. Both choosing the right probe and optimizing the probing technique are significant factors in improving measurement accuracy. This white paper provides guidelines. Downlaod the white paper to learn more.
PCB West brings together engineers, designers, fabricators, assemblers and managers to improve skills, increase knowledge and network. PCB West returns to the Silicon Valley Sept. 8 -11, 2020, with a one-day exhibition and four-day technical conference and certificate program for SI/PI and PCB engineers of all levels of experience and knowledge. Come see why attendees call it “second to none” and “the show of the year you will want to attend. Discover more.
