We use cookies to provide you with a better experience. By continuing to browse the site you are agreeing to our use of cookies in accordance with our Cookie Policy.
The most notable difference between DDR5 and previous generations is the introduction of decision feedback equalization, a technique used in serial link systems to improve the integrity of received signals. In the wake of the new technology, this short article outlines some of the fundamental signal integrity concepts in the context of DDR5.
This paper explains the theory, implementation, constraints, and cost of using CTLE, FFE, DFE, and FEC equalization schemes for serial links at and above 112 Gbps.