Need information on DDR4 board design? Read this award-winning paper!
This paper, originally presented at DesignCon and nominated for a "best paper" award, includes an investigation of DDR4's pseudo open drain driver and what its use means for power consumption and Vref levels for the receivers. The paper also examines a DDR4 system design example and the need for simulating with IBIS power-aware models versus transistor-level models for simultaneous switching noise characterization.
Please note:
By downloading this white paper, your contact information will be shared with the sponsoring company, Cadence, and you may be contacted by them directly via email or phone for marketing or advertising purposes.