Find Events


Transform Your PCIe Design Strategies from Classic to Smart Design Workflow


Register For This Event


4/16/24 11:00 am to 12:00 pm EDT

Event Description

Signal Integrity Journal Webinar Series

Title: Transform Your PCIe Design Strategies from Classic to Smart Design Workflow

Date: April 16, 2024

Time: 8am PT / 11am ET

Sponsored by: Keysight Technologies

Presented by: Saish Sawant, Application Development Scientist, Keysight Technologies

PCIe 6 is the latest and fastest standard for high-performance data transfer, offering up to 64 GT/s and PAM 4 signaling. However, designing PCIe 6 devices is not trivial. It requires a comprehensive and efficient workflow that can handle the new technology's complexity and challenges, such as tighter design margins, higher power consumption, stricter compliance requirements, and the complexity of AMI model generation. This webinar will comprehensively explore the newer, smarter, modern PCIe workflow and showcase innovative solutions that simplify and accelerate your PCIe design compliance. You will learn:
  • Strategies to overcome design challenges and optimize workflow efficiency.
  • Techniques to generate precise AMI models and ensure design specification compliance.
  • Insights to achieve effective retimer implementation and explore test case scenarios.

Presenter Bio:
Saish Sawant is an Application Development Scientist with Keysight Technologies – Keysight EDA business group. He graduated from University of Colorado – Boulder with a focus on RF/Microwave and Signal Integrity. Prior to graduate school, he worked for Society for Applied Microwave Electronics Engineering and Research (SAMEER), a Government of India R&D institute in Mumbai, India as Research Scientist developing RF frontend sub-systems.

Please Note: By registering for this webinar, the details of your profile may be used by Signal Integrity Journal™, the presenter, and the sponsor to contact you by email.