Researchers at the National Institute of Standards and Technology (NIST) have invented a new approach to testing multilayered, three-dimensional computer chips that are now appearing in some of the latest consumer devices. The new method may be the answer the semiconductor industry needs to quickly assess the reliability of this relatively new chip construction model, which stacks layers of flat circuitry atop one another like floors in a building to help make chips ever-faster and packed with features.
