We use cookies to provide you with a better experience. By continuing to browse the site you are agreeing to our use of cookies in accordance with our Cookie Policy.

Header logo
  • Sign In
  • Subscribe
  • Sign Out
  • My Account
Nav logo
  • Signal Integrity
  • Power Integrity
  • EMC/EMI
  • News
    • Industry News
    • SIJ Weekly Newsletter
  • Resources
    • Buyer's Guide
    • eBooks
    • Videos
    • White Papers
    • Sponsored Content
    • Submit an Article
    • SI/PI/EMI Consultants
  • Community
    • Blogs
    • Editorial Advisory Board
    • Social Media
  • Events
    • Trade Shows
    • Upcoming Webinars
    • Archived Webinars
    • Photo Galleries
  • Advertise
Home » How to Reduce Attenuation in a Differential Channel
Looking to read the full article? Register today!
Signal Integrity

How to Reduce Attenuation in a Differential Channel

Eric Bogatin
June 9, 2020
Eric Bogatin
5 Comments

The attenuation in a uniform differential pair has two root causes: conductor loss and dielectric loss. By understanding how design decisions affect these two fundamental root causes, we can develop a few simple guiding principles which point us in the right directions to reduce the attenuation of a channel. These are the directions to follow when loss is important. In some cases, increasing the differential impedance will decrease loss, and in some cases it will increase the loss. Read on to see why.

Related Articles

Pop Quiz: Use Tight or Loosely Coupled Differential Pairs to Reduce Cross Talk?

Does Coupling Matter in Characterizing the Loss of a Differential Pair?

How You Probe a Differential Pair Affects What You Measure

To view the full article, please register or login.
  • Free Newsletter
    • Subscribe Now

Buyer's Guide

LogoVisit Buyer's GuideGet Your Company Listed

Popular Posts

  • Worst Design Practices for Controlling EMC Problems
  • PCI Express: Is 85 Ohms Really Needed?
  • DDR5 Signal Integrity Fundamentals
  • Measuring pH and fF With a TDR Using a Cursor Measurement
  • Application Guide: System Level Verification and Debug of DDR3/4 Memory Designs

Featured Videos

Mitaoc19 ep4

Marketing in the Age of COVID-19: Episode 4, Virtual Events: How to Find Success

Capture1

Rohde & Schwarz Demonstrates Power Integrity Measurements with a RTP Oscilloscope

See More Videos
  • COMPANY
    • About Us
    • Contact Us
    • Advertise with Us
    • Submit an Article
    • Privacy

SIGNAL INTEGRITY JOURNAL

685 Canton St. Norwood, MA 02062
Tel: (781) 769-9750 Fax: (781) 769-5037
email: editorial@signalintegrityjournal.com
EDI CON Online
Copyright Signal Integrity Journal
© 2021. All Rights Reserved
Design, CMS, Hosting & Web Development | ePublishing